Regviz

Microchip Technology /ATSAMV71J19B /SCB /DFSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DFSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/SCB/DFSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (VALUE_0)HALTED 0 (VALUE_0)BKPT 0 (VALUE_0)DWTTRAP 0 (VALUE_0)VCATCH 0 (VALUE_0)EXTERNAL

VCATCH=VALUE_0, BKPT=VALUE_0, EXTERNAL=VALUE_0, HALTED=VALUE_0, DWTTRAP=VALUE_0

Description

Debug Fault Status Register

Fields

HALTED

debug event generated by

0 (VALUE_0): No active halt request debug event

1 (VALUE_1): Halt request debug event active
BKPT

debug event generated by BKPT instruction execution or a breakpoint match in FPB

0 (VALUE_0): No current breakpoint debug event

1 (VALUE_1): At least one current breakpoint debug event
DWTTRAP

debug event generated by the DWT

0 (VALUE_0): No current debug events generated by the DWT

1 (VALUE_1): At least one current debug event generated by the DWT
VCATCH

triggering of a Vector catch

0 (VALUE_0): No Vector catch triggered

1 (VALUE_1): Vector catch triggered
EXTERNAL

debug event generated because of the assertion of an external debug request

0 (VALUE_0): No EDBGRQ debug event

1 (VALUE_1): EDBGRQ debug event

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data